Power MOSFET

-20 V, -9.4 A, μCool™ Single P-Channel, ESD, 2.0x2.0x0.65 mm UDFN Package

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0x2.0x0.65 mm for Board Space Saving
- Lowest RDS(on) in 2.0x2.0 Package
- ESD Protected
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- High Side Load Switch
- PA Switch and Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V_{DSS}	-20	V
Gate-to-Source Voltage		V_{GS}	±8.0	V	
Continuous Drain	Steady	T _A = 25°C	I _D	-6.4	Α
Current (Note 1)	State	T _A = 85°C		-4.6	
	t ≤ 5 s	T _A = 25°C		-9.4	
Power Dissipa- tion (Note 1)	Steady State	T _A = 25°C	P _D	1.7	W
	t ≤ 5 s	T _A = 25°C		3.8	
Continuous Drain	Steady State	T _A = 25°C	I _D	-4.0	Α
Current (Note 2)	State	T _A = 85°C		-2.9	
Power Dissipation (Note 2) T _A = 25°C			P_{D}	0.7	W
Pulsed Drain Current tp = 10 μs		I _{DM}	-30	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to 150	°C
Source Current (Body Diode) (Note 2)		I _S	-1.0	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C	
ESD Rating (HBM) per JESD22-A114F			ESD	>2000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.



ON Semiconductor®

http://onsemi.com

MOSFET			
$V_{(BR)DSS}$	R _{DS(on)} MAX	I _D MAX	
-20 V	29 mΩ @ -4.5 V		
	39 mΩ @ -2.5 V	-9.4 A	
	60 mΩ @ –1.8 V	0.471	
	120 mΩ @ -1.5 V		



P-Channel MOSFET

MARKING DIAGRAM



UDFN6 CASE 517BG μCOOL™




AA = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	72	°C/W
Junction-to-Ambient − t ≤ 5 s (Note 3)	$R_{\theta JA}$	33	
Junction-to-Ambient - Steady State min Pad (Note 4)	$R_{\theta JA}$	189	

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

Parameter	Symbol	Test Co	ondition	Min	Тур	Max	Units
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA, ref to 25°C			-5.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			-1.0	μΑ
		$V_{DS} = -20 \text{ V}$	T _J = 85°C			-10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, \	/ _{GS} = ±8.0 V			±10	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -6.4 \text{ A}$			23	29	mΩ
		V _{GS} = −2.5 '	V, I _D = -4.8 A		31	39	
		V _{GS} = −1.8 '	V, I _D = -2.5 A		43	60	
		V _{GS} = -1.5 V, I _D = -1.5 A			60	120	1
Forward Transconductance	9FS	V _{DS} = -15 \	√, I _D = −4.0 A		18		S
CHARGES, CAPACITANCES & GATE	RESISTANCE	-		-	•		•
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			2600		pF
Output Capacitance	C _{OSS}				200		
Reverse Transfer Capacitance	C _{RSS}				190		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = -4.5 V, V _{DS} = -15 V; I _D = -4.0 A			29		nC
Threshold Gate Charge	Q _{G(TH)}				1.4		
Gate-to-Source Charge	Q _{GS}				3.7		
Gate-to-Drain Charge	Q_{GD}	1			8.1		1
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)						
Turn-On Delay Time	t _{d(ON)}				9.0		ns
Rise Time	t _r	Ves = -4.5 V.	Vpp = -15 V		18		1
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}, R_{G} = 1 \Omega$			126		1
Fall Time	t _f				71		
DRAIN-SOURCE DIODE CHARACTER	ISTICS	•		•			
Forward Diode Voltage	VSD	V _{GS} = 0 V,	T _J = 25°C		0.65	1.0	V
-		$I_{S} = -1.0 \text{ A}$	T _J = 125°C		0.55		
Reverse Recovery Time	t _{RR}		<u> </u>		25		ns
Charge Time	t _a	$V_{GS} = 0 \text{ V, dis/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = -1.0 \text{ A}$			10		
Discharge Time	t _b				15		
Reverse Recovery Charge	Q _{RR}				13.6		nC

- 3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.
- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
- 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

225 200 175 150 POWER (W) 125 100 75 50 25 n 1.E-05 1.E-03 1.E-01 1.E+01 1.E+03 SINGLE PULSE TIME (s)

0.85 $I_D = -250 \,\mu A$ 0.75 0.65 (N 0.55 0.45 0.45 0.35 0.25 0.15 -50 -25 0 25 50 75 100 125 150 T_J, JUNCTION TEMPERATURE (°C)

Figure 11. Threshold Voltage

Figure 10. Diode Forward Voltage vs. Current

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response


DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUS3A40PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A40PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

UDFN6 2x2, 0.65P CASE 517BG-01 **ISSUE O**




- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS
- THE TERMINALS.
 CENTER TERMINAL LEAD IS OPTIONAL. CENTER TERMINAL
- IS CONNECTED TO TERMINAL LEAD # 4. LEADS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.25	0.35	
b1	0.51	0.61	
D	2.00 BSC		
D2	1.00	1.20	
E	2.00 BSC		
E2	1.10	1.30	
е	0.65 BSC		
K	0.15 REF		
J	0.27 BSC		
J1	0.65 BSC		
L	0.20	0.30	
L1		0.10	
L2	0.20	0.30	



RECOMMENDED MOUNTING FOOTPRINT



μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative